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Abstract. A low-voltage high-linearity wideband current 
differencing transconductance amplifier (CDTA) is pre-
sented in this paper. The CDTA consists of a current differ-
encing circuit and a cross-coupling transconductance 
circuit. The PSPICE simulations of the proposed CDTA 
show a good performance: -3dB frequency bandwidth is 
about 900 MHz, low power consumption is 2.48 mW, input 
current linear range is ±100 µA and low current-input 
resistance is less than 20 Ω, high current-output resistance 
is more than 3 MΩ. PSpice simulations for a current-mode 
universal filter and a proposed high-order filter are also 
conducted, and the results verify the validity of the pro-
posed CDTA. 
Keywords 
Current mode, CDTA, universal filter, high-order 
filter. 
1. Introduction 
Recent decades, current-mode circuit techniques have 
become an important research direction in the field of inte-
grated circuits due to its excellent performance of high 
slew rate, wide bandwidth, low voltage and low power 
consumption etc. Many current-mode active elements such 
as operational transconductance amplifier (OTA) [1], 
second generation current conveyor (CCII) [2] and current 
differencing buffered amplifier (CDBA) [3], have been 
introduced to response these demands [4-7]. Usually cur-
rent-mode circuits based on CCII, OTA do not have low-
input impedance characteristic (passive components con-
nected to the input port), and impedance matching is neces-
sary when it is cascaded. In addition, CCII and OTA’s 
ports have serious parasitic effects. Nowadays, a novel 
current-mode active element, which is called current differ-
encing transconductance amplifier (CDTA) [8], has been 
introduced. As the latest development in current mode 
device, CDTA is the current mode circuit in strict sense 
and inherits various advantages of the current-mode circuit. 
From the reported literature, CDTA has been widely used 
in current-mode signal processing circuit, such as induc-
tance simulator circuits [9], sinusoidal oscillator circuits 
[10-15], and it especially is a promising choice for realiz-
ing the current-mode filters [16-48]. 
Usually, CDTA can easily be constructed using vari-
ous techniques, such as CMOS and bipolar technologies 
[43-48]. Some kinds of CDTA which are formed with 
a current differencing circuit and a transconductance circuit 
have been proposed in the literature [44-46]. They are 
designed applying CMOS technology and share the simple 
structure. A CMOS current controlled current differencing 
transconductance amplifier (CCCDTA) has been proposed 
by literature [47]. This circuit’s parasitic resistances at two 
current input ports can be controlled by an input bias cur-
rent. Meanwhile, the number of active element in the cir-
cuits which use CCCDTA is less than those circuits involv-
ing some other active elements. A bulk-driven CDTA, 
which adopts bulk-driven MOS transistor and shares low-
voltage (0.6 V), has been proposed in literature [48]. 
However, there are some drawbacks for above these 
circuits: (a) Those circuits don’t apply all NMOS tech-
niques in AC equivalent circuit, so their bandwidth (fre-
quency characteristic) is limited. In literature [47], fre-
quency range is 100 MHz for Ix/In, Ix/Ip and that is less than 
300 MHz in [44]. In literature [48], the CDTA is consti-
tuted with bulk-driven MOS transistors and frequency 
range is less than 50 MHz. In addition, its structure is com-
plex and it adopts some extra passive components. For 
a typical n-well CMOS process, the unity gain frequency 
of NMOS devices is approximately twice that of PMOS 
devices. In addition, assuming that the PMOS and NMOS 
transistor have the same gate length, in order to realize the 
same transconductance, a PMOS gate length must be 3 
times wider than a NMOS [49]. Therefore, in order to 
avoid the limitation of the high frequency operational by 
PMOS transistors, a CDTA circuit should be designed so 
that AC signals pass through only NMOS transistors (cir-
cuit’s frequency characteristic, slew rate are affected cir-
cuit’s AC path). In addition, the technology of all NMOS is 
beneficial to integrated circuit (IC) fabrication. (b) Those 
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circuits [43-48] do not consider improving the linearity of 
CDTA. Transconductance stages in CDTA circuits [44-47] 
all adopt source-coupled differential structure and the lin-
ear range (IxIp,In) of most these circuits is no more than 
60 μA. Analysis shows that the linearity of transconduc-
tance circuit is restricted by source-coupled differential 
input stage. So in order to improve the linear range of 
CDTA, some changes for transconductance stage are very 
important. (c) The voltage value of above those circuits 
[44-46] is high. Voltage values in above these circuits are 
2.5 V in [44-45], 1.8 V in [46]. With the increasing de-
mands for portable and battery-powered equipment, a low-
voltage and low power consumption operating circuit 
becomes necessary, thus CDTA that can be operated in low 
supply voltage and low power consumption is preferable. 
Thus a low-voltage high-linearity wideband CDTA 
which provides all the desirable features (a)–(c) simultane-
ously is presented in this paper. The composition of the 
circuit is based on a NMOS current differencing circuit [50] 
and a proposed NMOS cross-coupling transconductance 
circuit. The PSPICE simulations of the proposed CDTA 
show a good performance: wide frequency bandwidth, low 
power consumption, high linearity and low resistance cur-
rent input terminals (p, n), high resistance current output 
terminals (z, x) which are highly desirable for cascading in 
current-mode. Meanwhile, a current-mode universal filter 
and a proposed high-order filter are chosen as application 
examples in order to demonstrate the validity of the pro-
posed CDTA. 
2. Circuit Description of Current 
Differencing Transconductance 
Amplifier (CDTA)  
The circuit symbol of the CDTA is shown in Fig. 1, 
where p and n are positive and negative current input ter-
minals, z and x are current output terminals.  
 
Fig. 1.  Symbol for the CDTA. 
Its current characteristics can be described by the 
following matrix equations (1). 
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where Vz=Iz*Zz, gm is the transconductance gain, and Zz is 
an external impedance connected at the terminal z. Accord-
ing to above expression, the current through the terminal z 
follows the difference of the currents through the terminals 
p and n (Ip - In), and flows from the terminal z into an im-
pedance Zz. The voltage drop at the terminal z is trans-
ferred to a current at the terminal x (Ix) by gm, which is 
electronically controllable by an external bias current (IB). 
3. Circuit Configuration 
3.1 Current Differencing Circuit 
Fig. 2 shows a low-input impedance unity gain cur-
rent amplifier [50]. From routine circuit analysis, the out-
put current iout of this circuit can be expressed as 
 
1out in
F
i i
F
  
      (2) 
where F = gm2 gm4 roB /(gm1 + gm3) and roB denotes the output 
resistance of the current source I，and gmi represents the 
transconductance of the transistors Mi ,usually F>>1 then 
the output current iout can be approximated to iout  - iin. 
 
Fig. 2. Low input resistance unity gain current amplifier. 
Based on the use of low-input impedance unity gain 
current amplifier, a NMOS-based current differencing 
circuit can be shown in Fig. 3. 
 
Fig. 3.  NMOS-based current differencing circuit. 
The current source I and transistor M6 are used to bias 
the terminals p and n at ground potential. Groups of tran-
sistors (M1 – M5) and (M′1 - M′5) form two unity-gain cur-
rent amplifiers that produce the currents (I + In) and (I + Ip) 
at the drains of M5 and M′5, respectively. Let αp and αn are 
the current gains for the inputs from the terminals p and n, 
respectively. From routine circuit analysis, the output cur-
rent Iz can be given by 
 z p p n ni i i      (3) 
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Since Fp >>1, Fn >>1, and gm7   gm8   gm9   gm10, the 
current gains are approximated to αp   αn   1. 
The input resistances of the terminals p and n can also 
be 
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3.2 Operational Transconductance Circuit 
Based on literature [51], a NMOS-based operational 
transconductance circuit shown in Fig. 4 has been pro-
posed. Transistors M11 – M14 form cross-coupling trans-
conductance input stage. A unity-gain NMOS-based nega-
tive current mirror is formed by transistors M15 – M18 and 
current source 2I.  
  
Fig. 4. Proposed NMOS-based operational transconductance 
circuit. 
Here, i1 and i2 are AC current signal, supposing 
Ib = IB/(n + 1) (introduced by subsequent analysis). Suppos-
ing M11 - M14 have same channel length L and the channel 
width W of M13, M14 is n times larger than M11, M12. Then 
M11, M12’s bias current is IB/(n + 1) (Ib); M13, M14’s bias 
current is nIB/(n + 1) (nIb). From routine circuit analysis, 
the relationship of output current Ix and voltage Vz is 
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where k is transistor’s (M11 – M14) transconductance para-
meter, K = µnCoxW/2L. µn, Cox represent transistor’s surface 
mobility, gate oxide capacitance per unit area respectively. 
The relationship between transconductance of M11, M12 
and k is 
 11 12m mg g  bkI      (11) 
and the transconductance of M13, M14 is  
 13 14m mg g  bnkI .   (12) 
When n >> 1, equation (10) can be rewritten as 
follows: 
  4 4 ( 1)x b z B zI kI V kI n V    .  (13) 
It is also easy to get: 
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Considering the frequency characteristic these func-
tions [52], the error functions can be analyzed as follows: 
 4 ( 1)( )
1 /
B z
x
kI n V
I s
s 
  ,   (15) 
 1 1( ) 4 ( 1)
1 / 1 /x B z p np n
I s kI n Z I I
s s 
       
  (16) 
where ωβ, ωp, and ωn denote these transfers’ corresponding 
poles. From above these equations, in the case of small 
signal, the transfer characteristics of Ix and Vz approximates 
linear relationship. Therefore, the transconductance cir-
cuit’s linearity is greatly improved. It is also apparent that 
the transconductance gain of OTA can be adjusted properly 
by IB. 
The output resistance looking into the z terminal (rz), 
the x terminal (rx) can be expressed as follows, respec-
tively. roi is the drain-source resistance of the transistor Mi 
seen at output terminal. 
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3.3 Proposed Low-voltage High-linearity 
Wideband CDTA 
The proposed CDTA consists of two principal build-
ing blocks: a NMOS current differencing and a proposed 
NMOS cross-coupling transconductance circuit. The for-
mer can realize current differential function and has low 
current input resistance and high current output resistance. 
The latter shares high linearity, transconductance adjust-
able. Especially, they all share low voltage, wide frequency 
characteristic. The current differencing circuit consists of 
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M1 – M10, M′1 – M′5 and current source. The transconduc-
tance amplifier circuit is realized using transistors M11 – 
M18, M′11 – M′18 and current source. Both of the two part of 
the circuit all share the same voltage source VDD and VSS. It 
is easy to know that several identical this circuit of trans-
conductance stage can be parallel connected (copied) in the 
z port, so the number of x port (including x+, x-) of the 
CDTA can be chosen reasonably as actually needed.  
Taking into account in real case, ideal current source 
often is realized by PMOS-based bias current mirrors, 
a PMOS-based actual bias current mirror circuit has been 
proposed in Fig. 5. In this case, considering the non-ideal 
characteristics of actual PMOS-based bias current mirrors 
(the non-ideal output current caused by the limited imped-
ance of PMOS), so the whole circuit’s frequency charac-
teristic be affected. However, these non-ideal characteris-
tics effects are limited and slight. Fig. 6 shows the pro-
posed low-voltage high-linearity wideband CDTA actual 
circuit. 
 


 
Fig. 5.  PMOS-based actual bias current mirror circuit. 
4. Simulation Result 
The proposed CDTA is suitable for integrated circuit 
implementation in a CMOS technology. It is simulated by 
PSPICE software with the parameters of the 0.5 µm (level 
3) MIETEC transistor model which is given in Tab. 1. The 
dimensions of the MOS transistors are listed in Tab. 2. The 
parameter n used is 85. The supply voltages used are 
+VDD = -VSS = 1.25 V. The constant bias current I, IB is 
30 µA, 314.76 µA respectively. The CDTA’s simulation 
based on PMOS bias circuit has been shown in Fig. 7 to 
Fig. 13. 
 
CMOS transistors                                                 W(um)/L(um) 
M1-M10, M’1-M’5,   M15-M18 , M’15-M’18                         20/1 
M11-M12 , M’11-M’12                                                           1/1 
M13-M14 , M’13-M’14                                                         85/1 
M19-M20                                                                            40/1 
M21-M24 , M’23-M’24                                                         80/1 
Tab. 1.  The model parameters of simulation. 
The device’s DC transfer characteristics given in 
Fig. 7 proves that the proposed circuit exhibits a very good 
performance (the simulation value of Rz is 10 k, Rx is 1 k in 
Fig. 7). In Fig. 7 (a), when Vz changes from -1.0 V ~ 1.0 V, 
Ix linearly changes in the range of -70 ~ 70 µA. It can eas-
ily be seen that the OTA stage of CDTA has a high linear-
ity over the entire dynamic range. In addition, Ix ~ Ip, In also  
 
Fig. 6. Proposed low-voltage high-linearity NMOS-based 
CDTA. 
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show a good linear characteristic. In Fig. 7(b), when Ip, In 
change from -100~100 µA, Ix linearly changes in the range 
of -19 ~ 19 µA. It is also found that the circuit power con-
sumption is 2.48 mW. 
 
.MODEL MOD NMOS LEVEL=3 UO=460.5 TOX=1.0E-8 TPG=1 
VTO=.62 JS=1.8E-6 XJ=.15E-6 RS=417 RSH=2.73 ETA=0 LD=0.04E-6 
NSUB=1.71E17 VMAX=130E3 PB=0.761 THETA=0.129
GAMMA=0.69 KAPPA=0.1 AF=1 WD=0.11E-6 CJ=76.4E-5 MJ=0.357
CGSO=1.38E-10 KF=3.07E-28 MJSW=0.302 DELTA=.42 NFS=1.2E11
CGDO=1.38E-10 CGBO=3.45E-10 CJSW=5.68E-10 PHI=0.905 
.MODEL   MOD   PMOS  LEVEL=3 UO=100 TOX=1.0E-8 TPG=1 
VTO=-0.58  LD=0.03E-6 THETA=0.120 ETA=0 VMAX=113E3
RSH=1.81 NSUB=2.08E17 PB=0.911 WD=0.14E-6 JS=0.38E-6 CJ=85E-
5 PHI=0.905 XJ=0.1E-6 CGSO=1.38E-10 RS=886 AF=1 GAMMA=0.76
KAPPA=2 MJ=0.429 CGBO=3.45E-10 CGDO=1.38E-10 KF=1.08E-29 
CJSW=4.67E-10 MJSW=0.631 DELTA=.81 NFS=0.52E11 
Tab. 2. Dimensions of the MOS transistors. 
 
Fig. 7. (a) DC transfer characteristics of the proposed CDTA. 
  
Fig. 7. (b) DC transfer characteristics of the proposed CDTA. 
In order to further reduce the current gain ripple 
caused by circuit's internal pole, a frequency compensation 
has been researched. A compensation capacitor with the 
value of 0.026 p has been added in the Z port in simulation. 
Fig. 8 illustrates the AC transfer characteristics of the pro-
posed CDTA. The current transfer ratios, αp, αn and trans-
conductance gm are found to be 1.003, 1.003, 64.8 µS (the 
simulation value of Rz is 1 k in Fig. 8), respectively. 
From Fig. 9, it can be found the proposed CDTA has 
low current input resistance and high current output resis-
tance in a wide frequency range. The impedance of current 
input terminal-p and terminal-n are equal to 7.03 Ω, 
15.18 Ω in a wide frequency range. It can also be seen 
from Fig. 9 that the impedances of current output terminal 
z and x are 3.69 MΩ, 9.35 MΩ in very wide frequency 
range.  
Fig. 10 shows the transient response of the proposed 
CDTA. Fig. 10(a) is the square wave transient response of 
CDTA. The input Ip is square wave signal (with amplitude 
 
Fig. 8. (a) AC transfer characteristics of the proposed CDTA. 
1.0k 10k 100k 1.0M 10M 100M 1.0G
Frequency (Hz)
0
40m
80m Ix/Ip
Ix/In
 
Fig. 8. (b) AC transfer characteristics of the proposed CDTA. 
 
Fig. 9. (a) Frequency characteristics of Rp, Rn terminal 
resistances of the proposed CDTA. 
 
Fig. 9. (b) Frequency characteristics of Rz, Rx+- terminal 
resistances of the proposed CDTA. 
of 20 μA, period of 20 ns). This result in Fig. 10(a) con-
firms that the switching delay time of the CDTA is appro-
ximately 3 ns. The circuit’s harmonic distortion analysis is 
made in Fig. 10(b). A sinusoidal current (30 µA/10 kHz, 
Iin = 30 µA* sin(2π*104t)) as input signal, Rz is 10k, Rx is 
1k in this simulation (gm is 64.8 µS). The input and output 
of sine signal in Fig. 10(b) show output signal does not 
appear distortions in amplitude and phase. Simulation file 
result also shows that circuit’s harmonic distortion is low, 
it is 0.75 %. In addition, for the study of the circuit’s har-
monic distortion under different amplitude input signals, 
circuit’s total harmonic distortion (THD) figure (sinusoidal 
current at 10 kHz as input signal, it amplitude changes 
within the range from 0 to 150 µA) is shown in Fig. 11. It 
is easy to know that the circuit’s THD is less than 1.5% 
when current doesn’t exceed 80 µA. It is noted that the 
theoretical and simulation results are in good agreement.  
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Fig. 10. (a) Square waveforms transient response of the pro-
posed CDTA. 
□Theoretical calculations V(Rx)  ◇simulation V(Rx+)  ▽ simulation V(Rx-) 
Fig. 10. (b) The sinusoidal waveforms transient response of the 
proposed CDTA. 
 
Fig. 11. Total harmonic distortion of the CDTA. 
Transconductance controllability of the proposed 
CDTA has been analyzed in Fig. 12, 13 (the simulation 
value of Rz is 1k). According to six different bias current, 
Fig. 12 shows the corresponding AC transfer characteris-
tics. The expected and simulated values of Fig. 12 have 
been shown in Tab. 3. A range of transconductance value 
controllability is achieved as shown in Fig. 13 when IB is 
varied from 0.01 μA to 1.5 mA. It should be observed that 
the range of transconductance controllability is wide.  
 
Fig. 12.  AC transfer characteristics of the proposed CDTA 
according to different IB. 
 
IB(µA) 100 200 300 400 500 600 
Ix/Ip 
(expected values) 33.3m 49.6m 64.1m 74.8m 82.3m 93.6m 
Ix/Ip 
(simulated values) 33.9m 49.8m 64.8m 75.2m 82.9m 94.1m 
Tab. 3. The expected and simulated values of Fig. 12. 
 
Fig. 13.  Transconductance value gm relative to IB. 
For the purpose of actual application, relevant 
CADENCE simulations have been made. The layout of the 
proposed CDTA has been shown in Fig. 14. 
Fig. 15 illustrates the AC transfer characteristics of 
the proposed CDTA based on CADENCE. The simulations 
show a good feature. The total simulation results are sum-
marized in Tab. 4. Some performance comparisons are 
summarized in Tab. 5. 
 
Parameter                                                         Simulation results 
Supply  voltage (V)                                                    ±1.25 
Bias current, I  (µA)                                                        30 
Power dissipation (mW)                                               2.48 
Current transfer ratio    
Iz/Ip, Iz/In                                                            1.003,1.003 
Ix/Ip, Ix/In  (Rz=1K)                                       64.80m,64.76m 
Current transfer BW (MHz)                                                  
Iz/Ip, Iz/In                                                           953.6, 959.6 
Ix/Ip, Ix/In                                                         926.88, 930.5 
Terminal-p, n resistance ( Ω)                             7.03, 15.18 
Terminal-z, x  resistance ( M Ω )                         3.69, 9.35 
Input current linear range (Ix～Ip, In) (uA)         -100 to 100 
Voltage linear range (Ix～Vz) (V)                             -1 to +1 
Switching delay time (ns)                                                    3 
OTA gain gm  (uS)                             64.8(Using in simulation example) 
0.84～138.34(Adjustable range) 
Tab. 4.  Performance of the proposed CDTA. 
 
Parameter Ref[20] Ref[22] Ref[23] This work
Supply voltage ±2.5 V ±1.8 V ±1.5 V ±1.25 V 
Current linear range ±60 μA ±80 μA ±80 μA ±100 μA 
Bandwidth( Ix/Ip ) — 1011 MHz 142 MHz 927 MHz 
Whether all NMOS 
in AC     NO NO NO Yes 
Gm adjustable range — — 0.25–1 mS 0.8–138.4 μS 
Power dissipation 4.4 mW 6.31 mW 1.48 mW 2.48 mW 
Terminal-p, n 
impedance 645, 506 
1.92, 
1.92 821–25.1k
7.03, 
15.18 
Terminal-z, x 
impedance 
1 GΩ , 
xR no give 
338 kΩ , 
16.3 MΩ 
1.03 MΩ 
999 kΩ 
3.7 Ω , 
9.4 MΩ 
Tab. 5. Performance comparison of CDTAs. 
 
Fig. 14. The layout of the proposed CDTA. 
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Fig. 15. AC transfer characteristics of the proposed CDTA 
based on CADENCE. 
5. Application on Current-Mode 
Active Filter 
To confirm the validity of the proposed building 
CDTA, some applications are given here to demonstrate 
and prove the performances of the applications of the 
proposed element. 
5.1 Current-mode Second-order Universal 
Filter 
The first application example of the proposed CDTA 
is a second-order universal filter using CDTAs, grounded 
capacitors are realized [38]. Here, one of the CDTAs in-
volved in the circuit is chosen with three x ports. Suppos-
ing the natural angular frequency ωo of the filter is 
2π*30 rad/sec, quality factor Q is 1, according to the value 
of gmi (gm1 = gm2= 64.8 µS) and transfer function as follows, 
it is easy to get the value of Ci (C1 = C2 = 2.16 pF). 
The output current function realized by this circuit 
configuration is: 
 
1 2 2
1 2
1 2 2
3
2 2 1 2
2 1 2
m m m
o
m m m
g g gI sI
C C CI I
g g gs s
C C C

 
 
.  (19) 
 
Fig. 16. CDTA-based second-order current-mode universal 
filter. 
a) If I2 = I3 = 0 and I1 = Iin, the LP response can be 
realized. 
b) If I1 = I3 = 0 and I2 = Iin, the BP response can be 
realized. 
c) If -I1 = -I2 = I3 = Iin, the HP response can be 
realized. 
d) If I1 = 0 and -I2 = I3 = Iin, the BS response can be 
realized. 
e) If I1 = 0, I2 = -2Iin and I3 = Iin, the AP response can 
be realized. 
The ωo and Q of this filter are shown as follows: 
 1 2
1 2
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g C
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It is easy to know that the sensitivities of this 
universal filter are shown as follows: 
 0
1 2,m mg g
S = 0
1 2,C C
S =1/2,  (22) 
 0
2
/
m
Q
gS
 = 0
2
/Q
CS
 =1,  (23) 
 0
1 1
/
,m
Q
g CS
 =0.  (24) 
Fig. 17 shows the simulation results. It is noted that 
the theoretical and simulation results are in good 
agreement. 
 
Fig. 17. (a) LP, BP, HP frequency responses of the universal 
filter.  
 
Fig. 17. (b) BS, AP frequency responses of the universal filter. 
Considering the CDTA’s parasitic influences, the 
non-ideal circuit shown in Fig. 18 has been analyzed as fol- 
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Fig. 18. Non-ideal circuit of Fig. 16. 
lows: as in a non-ideal CDTA, assuming x terminals have 
almost the same resistors Rx and capacitors Cx, 
Zx= Rx//(1/sCx); p, n terminals resistors are Rp, Rn; z termi-
nals resistor is Rz. By routine analysis, its current can be re-
described: 
 
1 2 2
1 2
1 2 2 1
3
1( )
( )
m m m
z
o
g g gI s I B
C C C R C
I I
F s
         (25) 
where  
  
2 2
1 2 2
2
2 1 2
1 2
1 1 1( ) ( )
(1 )1
m
z
z m
m m
z
AgF s s sR C C C
AR g ABg gC C R
      
    
  (26) 
 
(1 )
x
x n x x
R
A
R R sR C
   , (1 )
x
x p x x
RB
R R sR C
   . (27) 
Among usually A≈ B≈ 1, it is easy to get the circuit’s non-
ideal transfer function H(s) respectively: 
a)  
1 2
1 2( )
( )
m m
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g g
C CH s
F s
 ,  (28) 
b) 
2
2 1
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g s
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c) 
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d)  
( )
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  (34) 
Through comparative analysis (28) to (34) and (19), it 
is easy to find some non-ideal terms arise in these non-
ideal transfer functions. When the value of Rz tends to ideal 
infinite, equations (28) to (34) can be converted into ideal 
transfer functions which are shown in (19). From (28) to 
(34), it is apparent that LP response’s parasitic is nil, and 
BS, AP’s is relatively low, BP and HP’s is relatively high. 
So it is also easy to find some parasitic in above simulation 
results in Fig. 17, such as the BP and HP response. 
5.2 Current-Mode High-Order Filter 
To further illustrate the application of the proposed 
CDTA device, a CDTA-based ladder filter is proposed. 
From literatures published in recent years, CDTA-based 
filter involve too many active and passive components, 
such as circuits [33], [37] include some excess CDTAs, 
circuits [36], [37] use too many resistors. In general, keep-
ing the number of active elements at minimum has obvious 
practical significance in low power dissipation, smaller 
chip area. The proposed filter, which adopts only 4 active 
components, 4 capacitors and doesn’t use any resistor, can 
realize 4th-order lowpass filter function and shares simple 
configuration. Meanwhile, the proposed filter circuit which 
adopts minimum components (doesn’t involve any resistor) 
further reduces parasitics and can avoid the influence of 
resistance on the bandwidth of the circuit. Relative to some 
others IC based design filter, such as OTA-based filter 
(CA3080, BW = 2 MHz, Vpp = ±15 V), CCII (AD844, 
BW = 20 MHz, Vpp = ±20 V), OP (LF741A, BW = 1.5 MHz, 
Vpp = ± 15 V), the proposed filter based on the proposed 
CDTA has some advantages in the number of active and 
passive elements, power consumption, bandwidth, para-
sitics etc. In particular, its p, n- terminal do not have para-
sitic capacitance, it expands circuit’s bandwidth greatly. 
The actual passive LC ladder filter circuit and CDTA-
based proposed filter are shown in Fig. 19, 20. The filter’s 
cutoff frequency is 10 MHz and corresponding passive LC 
filter’s component parameters [53] are: C’1 = 1.22 pF, 
L2 = 0.29 mH, C’3 = 2.94 pF, L4 = 0.12 mH. 
C,1Ri
Ii C,3
L2 L4
RL
Io
 
Fig. 19. Current-mode 4th-order passive LC ladder network. 
Through comparative analysis of circuit parameters in 
Fig. 19 and 20, it is easy to get the value of Ci (Fig. 20) 
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from above parameter’s value in Fig. 19 (gmi = 64.8 µS): 
C1 = 0.4 pF, C2 = 0.96 pF, C3 = 0.96 pF, C4 = 0.4 pF. 
Fig. 21 shows the simulation results. It is noted that the 
theoretical and simulation results are in good agreement. 
 
Fig. 20. Proposed CDTA-based current-mode 4th-order ladder 
filter. 
 
Fig. 21. Frequency responses of the proposed filter and actual 
filter. 
6. Conclusion 
A low-voltage high-linearity wideband CDTA is pre-
sented in this paper. The composition of the circuit is based 
on a current differencing circuit and a proposed cross-cou-
pling transconductance circuit. The PSpice simulations of 
the proposed CDTA show a good performance: wide fre-
quency bandwidth, low power consumption and high-
linearity which are in good agreement with theory. A cur-
rent-mode universal filter and a proposed high-order filter 
are also chosen as application examples and the results 
verify the validity of the proposed CDTA. 
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